It enables the latest division of information lanes for the a good PCIe position