They permits the latest division of data lanes in the good PCIe position